

FIG. 1




FIG. 2




FIG. 3





FIG. 4



52

FIG. 5





FIG. 6

**FIG. 7**




FIG. 8

52




FIG. 9

52





FIG. 10



52

FIG. 11

74




FIG. 12

52




FIG. 13

52




FIG. 14

refdes12hw - IXP1200 Developer Workbench (Receive 0(0) - PC: 25(Swapped out))

File Edit View Project Build Debug Tools Window Help

nop ; If no match do

1d_field_w_clr_b[1019!lookup, 0011, \$xfer0, 0], load_cc ; get tr
br>0 [trie_walk_setup#], defer[1] ; if match, go w
immed[1019!start_bit, 20] ; start at 2
immed_w0[1019!start_bit, 28] ; otherw

trie_walk_setup#:

immed_w0[1019!temp_base3, trie_base] ; load 3
immed_w0[1019!temp_base3, trie_base>>16]

trie_walk#:

alu_shf_ri[1019!start_bit, 1019!start_bit, -, 4, 0] ; longest match

alu_shf_li[1019!trie_index, 0xf, and, ip_da, >>indirect] ; get 4
alu[1019!trie_loc_offset, 1019!trie_index, +, 1019!lookup] ;ad
sram/read, \$xfer0, 1019!temp_base3, 1019!trie_loc_offset, word_cnt_1
Ld_field_w_clr_b[1019!lookup, 0011, \$xfer0, 0], load_cc ; test m
br>0 [trie_walk#] ; if match itera
alu_shf_li[-, 0, b, \$xfer0, 0] ; if ent
br=0 [no_route#]

get_route#:

immed_w0[1019!temp_base4, route_table_base] ; load share
immed_w1[1019!temp_base4, route_table_base>>16]
Ld_field_w_clr_b[1019!route_ent_offset, 0011, \$xfer0, >>16]
ctx_arb[sdram],
defer[1]

; BRANCH LATENCY FILL OPTIMIZATION: the uword below was "pushed" do
alu_shf_li[1019!route_ent_offset, 0, b, 1019!route_ent_offset, >>1]
.if (bit(rec_state, 9) == 1) ; if eop
br_bclr[rec_state, 9, 1006_01#]
 fast_wr[3, thread_done] ; notify receive scheduler with
.else
br[1006_ends#]
[1006_01#:
 fast_wr[1, thread_done] ; notify receive shceduler with
.endif

Receive 0 /0.... Receive 6 /..... Transmit 1 /.....

For Help, press F1 uEng/SA: 5602 Fbus: 2240.80 LN 641, COL 6

FIG. 15

230

refdes12hw - IXP1200 Developer Workbench - (Receive 0 (0) - PC: 25 (Swapped out))

File Edit View Project Build Debug Tools Window Help

Toolbar Status Bar Workbook mode Project Workplace Output Window Debug Windows Command Line Run Control Data Watch Thread History Thread Status

231 ; If no match do
 xfer0, 0], load_cc ; get tr
 232 ; if match, go w

234 , longest match

nop
 1d_field_w_c
 br>0 [trie_w
 immed[1019!
 immed_w0[1019!start_bit, 28]
 trie_walk_setup#:
 immed_w0[1019!temp_base3, trie_bas
 immed_w0[1019!temp_base3, trie_bas
 trie_walk#:
 alu_shf_ri[1019!start_bit, 1019!start_bit, -, 4, 0]
 alu_shf_li[1019!trie_index, 0xf, and, ip_da, >>indirect] ; get 4
 alu_[1019!trie_loc_offset, 1019!trie_index, +, 1019!lookup] ;get 4
 sram[read, \$xfer0, 1019!temp_base3, 1019!trie_loc_offset, word_cnt_1
 1d_field_w_clr_b[1019!lookup, 0011, \$xfer0, 0], Toad_cc ; test m
 br>0 [trie_walk#] ; if match itera
 alu_shf_li[--, 0, b, \$xfer0, 0] : if ent
 br=0 [no_route#]
 get_route#:
 immed_w0[1019!temp_base4, route_table_base] ; load share
 immed_w1[1019!temp_base4, route_table_base>>16]
 1d_field_w_clr_b[1019!route_ent_offset, 0011, \$xfer0, >>16]
 ctx_arb[sdram],
 defer[1]
 ; BRANCH LATENCY FILL OPTIMIZATION: the uword below was "pushed" do
 alu_shf_li[1019!route_ent_offset, 0, b, 1019!route_ent_offset, >>1]
 .if (bit(rec_state, 9) == 1) ; if eop
 br_bclr[rec_state, 9, 1006_01#]
 fast_wr[3, thread_done] ; notify receive scheduler with
 .else
 br[1006_ends#]
 [1006_01#:
 fast_wr[1, thread_done] ; notify receive shceduler with
 .endif

Receive 0 [0... Receive 6 [..... Transmit 1 [.....
 Toggles displays of the thread ex uEng/SA: 5602 Fbus: 2240.80 Ln 641, COL 6

FIG. 16

refdes12hw - IXP1200 Developer Workbench - (Receive 0(0) - PC: 25(Swapped out))

File Edit View Project Build Debug Tools Window Help

240

```

alu_shf ri[1019!start_bit, 1019]
alu_shf li [1019!trie_index, 0x
alu [1019!trie_loc_offset, 1019
sram[read, $xfer0, 1019! temp_ba
ld_field w_clr b[1019!lookup, 0
br>0 [trie_walk#]
alu_shf li[--, 0,b, $xfer0, 0]
br=0 [no_route#]
get_route#:
    immed w0[1019!temp_base4, route
    immed w1[1019!temp_base4, route
    Ld_field w_clr b[1019!route_ent
    ctx_arb[sram],
    defer[1]
; BRANCH LATENCY FILL OPTIMIZAT
alu_shf li [1019!route_ent_offs
    .if (bit(rec_state, 9) == 1
    br_bclr[rec_state, 9, 1006_01#]
        fast_wr[3, thread_done]
    .else
        br[1006_end#]
    1006_01#:
        fast_wr[1, thread_done]
    .endif
1006_end#:
    sram[read, $$route_entry0, 101
no_route#:
got_output_port#:
    alu [rec_state, rec_state, or,
.endlocal
write_network_layer#:
    sram_ai[write, $$xfer0, 0, pac:
local_queue_descriptor_addr descri:
    .if (bit(rec_state, 9) == 0)

```

241

242

238

Refdes12hw threads

- Chip [unnamed>]
 - MicroEngine 0
 - Receive 0 (0)
 - Receive 1 (0)
 - Receive 2 (0)
 - Receive 3 (0)
 - MicroEngine 1
 - Receive 4 (1)
 - Receive 5 (1)
 - Receive 6 (1)
 - Receive 7 (1)
 - MicroEngine 2
 - Receive 8 (2)
 - Receive 9 (2)
 - Receive 10 (2)
 - Receive 11 (2)
 - MicroEngine 3
 - Transmit 0 (3)
 - Transmit 1 (3)
 - Transmit 2 (3)
 - Transmit 3 (3)
 - MicroEngine 4
 - Rec Scheduler (4)
 - Unused (4)
 - Unused (4)
 - Unused (4)
 - MicroEngine 5
 - Xmit Scheduler (5)
 - Xmit Arbiter (5)
 - Unused (5)
 - Unused (5)

File... Thread... ? Info...

For Help, press F1 uEng/SA: 5603

Fbus: 2240.80 In 641, Col 6

FIG. 17




FIG. 18

52 → 260 refdes12hw - IXP1200 Developer Workbench - [rec_lmatch.uc]

File Edit View Project Build Debug Tools Window Help

255 → 255 sram[read, \$xfer0, temp_base3, trie_loc_offset, 1], ctx_swap;
 1d_field w_clr[lookup, 0011, \$xfer0], Toad_cc ; test match and
 br>0 [trie_walk#] ; if match iterat
 alu_shf li[0, b, \$xfer0] : if entry/lookup
 br=0 [no_route#]

253 → 253 get route#:
 Immmed_w0[temp_base4, route_table_base] ; load shared add
 Immmed_w1[temp_base4, route_table_base>>16]
 1d_field w_clr[route_ent_offset, 0011, \$xfer0, >>16]

//
 // the transfer from rfifo was done at the top of ipverify, in order to f
 // we should have the signal back well before now
 //
 #ifndef STANDALONE
 ctx_arb[sdram]

Receive 0 [...] Receive 6 [...] Transmit 1 [...] Receive 9 [...] Rec_lmatch.uc

CUSTOMIZE... 4633 LEGEND...
 5575 5580 5585 5590 5595 5600 5605 5610 5615 5620

Receive 5 (1) FIFO Bus Interface

Receive 6 (1)

Receive 7 (1)

Receive 8 (2)

Receive 11 (2)

For Help, press F1 uEng/SA: 5603 Fbus: 2240.80 Ln 638, Col 2

FIG. 19